In the past, Tahrina was a Principal CPU Architect and Sr. Engineering Manager at AMD where she led the cross-geographical CPU performance architecture team towards the vision of achieving best-of-class performance and determining future roadmap. She has also worked for Intel as Software Engineering Manager. She was at Cisco as ASIC design Engineer.
Tahrina obtained her PhD and Master's degree in Electrical Engineering from Stanford University. She obtained her Bachelor's degree in EE from San Jose State University.
Comments
Post a Comment